


GA-990FXA-D3


Revision : 1.01

PAGE	TITLE	Revision : 1.0
01	COVER SHEET	
02	BOM & PCB MODIFY HISTORY	
03	BLOCK DIAGRAM	
04	CPU HYPER TRANSPORT	
05	CPU DDR3 MEMORY	
06	CPU CONTROL	
07	CPU POWER & GND	
08	DDR3 CHANNEL A	
09	DDR3 CHANNEL B	
10	RD990 HT-LINK I/F, PCIE I/F	
11	RD990 SYSTEM I/F, STRAPS	
12	RD990 POWER & GND	
13	ICS9LPRS477	
14	ATI SB950 PCIE/PCI/CPU/LPC	
15	ATI SB950 ACPI/USB/GPIO/AUDIO	
16	ATI SB950 SATA/SPI/IDE/HWM	
17	ATI SB950 POWER & GND	
18	PCI EXPRESS x16 ,x1	
19	PCI EXPRESS x16 ,X4	
20	PCI SLOT , PCIEx4	
21	IT8720 LPC, KB/MS, TPM	
22	F_USB, IPWR	
23	ALC889	
24	AUDIO JACK	
25	FAN/HWMO/COM	

[illegible]

			
Title			
COVER SHEET			
Size	Document Number	Rev	
Custom	GA-990FXA-D3	1.01	
Date:	Thursday, May 05, 2011	Sheet	1 of 32


[illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible]





L0_CADIN_L[0..15] <L0_CADIN_L[0..15] 10
L0_CADIN_H[0..15] <L0_CADIN_H[0..15] 10
L0_CADOUT_L[0..15] <L0_CADOUT_L[0..15] 10
L0_CADOUT_H[0..15] <L0_CADOUT_H[0..15] 10

M2CPUA

HYPERTRANSPORT





CPU-SK941AM3/S/GF/[10SC1-A01942-01R_10SC1-A01942-02R]






CPU_VDD_RUN = Vcore
CPU_VDDA_RUN = VDDA25
VLDT_RUN = VCC12_HT
CPU_VDDIO_SUS = DDR15V
CPU_VDDR = CPU_VDDR12

VLDT_A = VCC12_HT
VLDT_B = HT12B



GIGABYTE		
Title		
COVER SHEET		
Size	Document Number	Rev
Custm	GA-990FXA-D3	1.01
Date:	Thursday, May 05, 2011	Sheet 4 of 32








The image displays a PCB layout for an AMD validation board, divided into three main sections: a top section, a middle section labeled "AMD Validation", and a bottom section labeled "BOTTOM SIDE".


Top Section: Features a VCCORE_NB power plane. Components include ABC5 (22u/8/X5R/6.3V/M), ABC6 (22u/8/X5R/6.3V/M), ABC7 (4.7u/6/X5R/6.3V/K), ABC8 (0.22u/6/X7R/16V/K), ABC9 (0.01u/4/X7R/25V/K), and ABC10 (180P/4/NPO/50V/J).


AMD Validation Section: Features a VCCORE_NB power plane. Components include ABC39 (22u/8/X5R/6.3V/K), ABC40 (22u/8/X5R/6.3V/M), ABC41 (4.7u/6/X5R/6.3V/K), ABC42 (22u/8/X5R/6.3V/M), ABC43 (22u/8/X5R/6.3V/M), and ABC44 (22u/8/X5R/6.3V/M).

BOTTOM SIDE Section: Features a VCCORE_NB power plane. Components include SABC4 (0.22u/6/X7R/16V/K), SABC5 (4.7u/6/X5R/6.3V/K), SABC6 (0.22u/6/X7R/16V/K), SABC7 (0.01u/4/X7R/25V/K), SABC8 (180P/4/NPO/50V/J), SABC9 (22u/8/X5R/6.3V/M), SABC10 (22u/8/X5R/6.3V/M), SABC11 (4.7u/6/X5R/6.3V/K), SABC12 (10u/8/X5R/6.3V/K), SABC13 (180P/4/NPO/50V/J), SABC14 (0.22u/6/X7R/16V/K), SABC15 (0.22u/6/X7R/16V/K), SABC16 (0.22u/6/X7R/16V/K), SABC17 (0.01u/4/X7R/25V/K), and SABC18 (180P/4/NPO/50V/J).









PART 1/5

PART 2/5

HYPERTRANSPORT IF

PCI E GPP1

PCI E GPP2

PCI E ALINK




PLACE THESE CAP CLOSE TO CONNECTOR

PCI E slot TX need CAP close to slot side

PLACE THESE CAP CLOSE TO CONNECTOR

PLACE THESE CAP CLOSE TO NB


N.B HEATSINK



GIGABYTE

RD990 HT & GFX I/F

Size	Document Number	Rev
Custm	GA-990FXA-D3	1.01
Date:	Thursday, May 05, 2011	Sheet 10 of 32



DFT_GPIO5: STRAP_DEBUG_BUS_GPIO_ENABLEb

Enables the Test Debug Bus using GPIO.
1 : Disable (Can still be enabled using nbcfg register access)
0 : Enable

DFT_GPIO[4:2]: STRAP_PCIE_GPP_CFG[2:0]

These pin straps are used to configure PCI-E GPP mode.
GPIO4:3:2
000 : 4:2:4 B
001 : 4:1:1:4 C
010 : 1:1:1:1:1:1:4 L (Hardware Default)
011 : 2:1:1:1:1:1:4 E
100 : 2:2:1:1:4 K
101 : 2:2:2:4 C2
110 : Hardware default (mode L) or EEPROM
111 : Hardware default (mode L) or EEPROM
101 : 01100
111 : 01011

DFT_GPIO1: LOAD_EEPROM_STRAPS


Selects Loading of STRAPS from EPROM
1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected


DFT_GPIO0: STRAP_DEBUG_BUS_PCIE_ENABLEb

Enables the Test Debug Bus using PCIE bus
1 : Disable (Can still be enabled using nbcfg register access)
0 : Enable

GIGABYTE

Title		RD990 CLOCK & SYSB I/F	
Size	Document Number	GA-990FXA-D3	Rev
Custom			1.01
Date:	Thursday, May 05, 2011	Sheet	11 of 32







NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPSPB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

* the GFX_REFCLK input is required for all cases



Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.



	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

REF1/SEL_SATA	SRC6/SATA
0	100.00 DIFFERENTIAL SPREADING SRC CLOCK
1	100.00 NON-SPREADING DIFFERENTIAL SATA CLOCK

GIGABYTE

Title: ICS9LPRS477





Size: Custom Document Number: GA-990FXA-D3 Rev: 1.01

Date: Thursday, May 05, 2011 Sheet: 13 of 32




A diagram showing a square with a red line segment extending from the top-left corner. The segment is labeled SB_{HS} .

SB_HS/[12SP2-S05110-01R_12SP2-S05110-02R_12SP2-S05110-03R]



Low: Force PCIe GEN1, Up: Allow PCIe GEN2




	PCLK2	PCLK3
PULL HIGH	WATCHDOG TIMER ON NB_PWRGD ENABLED	USE DEBUG STRAPS
PULL LOW	WATCHDOG TIMER ON NB_PWRGD DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT

BIOS after boot setting
EC AOD-ACC



LPC_CLK0 LPC_CLK1
Rev.A12

PULL HIGH	IMC ENABLED	CLKGEN ENABLED
PULL LOW	AOD Extreme IMC DISABLED	CLKGEN DISABLED
	DEFAULT	DEFAULT




CLR_CMOS	
SHORT	CLEAR CMOS
OPEN	NORMAL

NOT ADD ICT FOR RTCVDD PIN

GIGABYTE™

Title	ATI SB950 PCIE/PCI/CPU/LPC
-------	----------------------------

Size Custom	Document Number GA-990FXA-D3	Rev 1.01
Date: Thursday, May 05, 2011	Sheet 14 of 32	








PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF U600

NOTE:

R650 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK





PLACE SATA AC COUPLING
CAPS CLOSE TO SB850









GIGABYTE

Title			ATI SB950 SATA/IDE/HWM/SPI
Size	Document Number	Rev	1.01
Custom	GA-990FXA-D3		
Date:	Thursday, May 05, 2011	Sheet	16 of 32




Layer in PCIe slot 旁



EXP A TXP0	C1644	0.1uF/4X7R/16V/K	EXP A TXP0C
EXP A TXN0	C1645	0.1uF/4X7R/16V/K	EXP A TXN0C
EXP A TXP1	C1646	0.1uF/4X7R/16V/K	EXP A TXP1C
EXP A TXN1	C1647	0.1uF/4X7R/16V/K	EXP A TXN1C
EXP A TXP2	C1648	0.1uF/4X7R/16V/K	EXP A TXP2C
EXP A TXN2	C1649	0.1uF/4X7R/16V/K	EXP A TXN2C
EXP A TXP3	C1650	0.1uF/4X7R/16V/K	EXP A TXP3C
EXP A TXN3	C1651	0.1uF/4X7R/16V/K	EXP A TXN3C
EXP A TXP4	C1652	0.1uF/4X7R/16V/K	EXP A TXP4C
EXP A TXN4	C1653	0.1uF/4X7R/16V/K	EXP A TXN4C
EXP A TXP5	C1654	0.1uF/4X7R/16V/K	EXP A TXP5C
EXP A TXN5	C1655	0.1uF/4X7R/16V/K	EXP A TXN5C
EXP A TXP6	C1656	0.1uF/4X7R/16V/K	EXP A TXP6C
EXP A TXN6	C1657	0.1uF/4X7R/16V/K	EXP A TXN6C
EXP A TXP7	C1658	0.1uF/4X7R/16V/K	EXP A TXP7C
EXP A TXN7	C1659	0.1uF/4X7R/16V/K	EXP A TXN7C
EXP A TXP8	C1660	0.1uF/4X7R/16V/K	EXP A TXP8C
EXP A TXN8	C1661	0.1uF/4X7R/16V/K	EXP A TXN8C
EXP A TXP9	C1662	0.1uF/4X7R/16V/K	EXP A TXP9C
EXP A TXN9	C1663	0.1uF/4X7R/16V/K	EXP A TXN9C
EXP A TXP10	C1664	0.1uF/4X7R/16V/K	EXP A TXP10C
EXP A TXN10	C1665	0.1uF/4X7R/16V/K	EXP A TXN10C
EXP A TXP11	C1666	0.1uF/4X7R/16V/K	EXP A TXP11C
EXP A TXN11	C1667	0.1uF/4X7R/16V/K	EXP A TXN11C
EXP A TXP12	C1668	0.1uF/4X7R/16V/K	EXP A TXP12C
EXP A TXN12	C1669	0.1uF/4X7R/16V/K	EXP A TXN12C
EXP A TXP13	C1670	0.1uF/4X7R/16V/K	EXP A TXP13C
EXP A TXN13	C1671	0.1uF/4X7R/16V/K	EXP A TXN13C
EXP A TXP14	C1672	0.1uF/4X7R/16V/K	EXP A TXP14C
EXP A TXN14	C1673	0.1uF/4X7R/16V/K	EXP A TXN14C
EXP A TXP15	C1674	0.1uF/4X7R/16V/K	EXP A TXP15C
EXP A TXN15	C1675	0.1uF/4X7R/16V/K	EXP A TXN15C

EXP A TXP0_15] >>> EXP_A_TXP0[.15] 10
EXP A TXN0_15] >>> EXP_A_TXN0[.15] 10
EXP A RXP0_15] >>> EXP_A_RXP0[.15] 10
EXP A RXN0_15] >>> EXP_A_RXN0[.15] 10



GIGABYTE


Title
PCI EXPRESS X 16 ,X1


Size
Document Number
GA-990FXA-D3


Rev
1.01


Date: Thursday, May 05, 2011




Sheet 18 of 32














T8720GB Power On Strapping Options			
	Symbol	value	Description
JP1	Flashseg1_EN Pin 69	1	Disabled.
		0	Flash I/F Address Segment 1 is enabled
JP2	VIDO_EN Pin 25	1	Disable VID output pins
		0	Enable VID output pins
JP3	CHIP_SEL Pin 27	Chip selection in Configuration	
JP4	K8PWR_EN Pin 29	1	K8 power sequence disabled
		0	K8 power sequence enabled
JP3 & JP5	FAN_CTL_SEL Pin 27 & Pin 77	11 Half Run	Default value of EC Index 15h/16h/17h is 40h
		10 No Run	Default value of EC Index 15h/16h/17h is 7Fh
		01 Full Run	Default value of EC Index 15h/16h/17h is 00h
		00 75% Run	Default value of EC Index 15h/16h/17h is 20h
JP5	WDT_EN Pin 77	1	Disable WDT to rest PWROK
		0	Enable WDT to rest PWROK
JP6	SVID_EN Pin 60	1	Disable SVID Function
		0	Enable SVID Function
JP7	Dual_BIOS_EN Pin 97	1	Enable Dual BIOS Function for GigaByte Only
		0	Disable Dual BIOS Function for GigaByte Only












REAR USB




FRONT SIDE USB1






i_Phone charger circuit




--	--	--	--




CODEC POWER/EMI PAD




AZALIA JACK
BTX AZALIA CONNECTOR




11NR6-403007-21R




LINE-OUT




LINE-IN




MIC-IN




SURROUND




CEN/LFE



SURR BACK





AZALIA FRONT PANEL




Gigabyte Technology			
Title			
AUDIO JACK			
Size			
Document Number			
GA-990FXA-D3			
Date:			
Thursday, May 05, 2011			
Sheet			
24 of 32			
Rev			
1.01			


Hardware Monitor circuits




SYSTEM FAN




COMA




POWER FAN




SYSTEM FAN2




CPU FAN



COM RI











COMA






GIGABYTE

Title		FAN/HWMO/COM	
Size	Document Number	Rev	1.01
Custom	GA-990FXA-D3		
Date:	Thursday, May 05, 2011	Sheet	25 of 32














ATI for VCC3/VCC18 power ramp-up 2.1V
U148 for IGP type Only



Patch VCC12HT Before VDDA25V

VCC_SB





GIGABYTE


Title		NB/SB POWER, VCC12HT, VDDA25	
Size	Document Number	Rev	
Custom	GA-990FXA-D3	1.01	
Date:	Thursday, May 05, 2011	Sheet	30 of 32



Power domain chart

	RTL8111E
AVDD33	3.3V
DVDD33	3.3V
VDDREG	3.3V
DVDD10	1.05V



0000





L1117LG/N/SOT223/1A-->UR17:0/4 ,UR16:100/4/1 [1.25V]

GIGABYTE™			
Title			
EJ168 R_USB30			
Size	Document Number		Rev
Custom	GA-990FXA-D3		1.01
Date:	Thursday, May 05, 2011	Sheet	32 of 32